 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| R2062 SERIES 3 wire interface Real-Time Clock ICs with Battery Backup switch-over Function NO.EA-178-070910 OUTLINE The R2062 is a CMOS real-time clock IC connected to the CPU by three signal lines, CE, SCLK, and SIO, and configured to perform serial transmission of time and calendar data to the CPU. Further, battery backup switchover circuit and a voltage detector. The periodic interrupt circuit is configured to generate interrupt signals with six selectable interrupts ranging from 0.5 seconds to 1 month. The 2 alarm interrupt circuits generate interrupt signals at preset times. As the oscillation circuit is driven under constant voltage, fluctuation of the oscillator frequency due to supply voltage is small, and the time keeping current is small (TYP. 0.4A at 3V). The oscillation halt sensing circuit can be used to judge the validity of internal data in such events as power-on; The supply voltage monitoring circuit is configured to record a drop in supply voltage below two selectable supply voltage monitoring threshold settings. The 32.768kHz clock output function (CMOS output) is intended to output sub-clock pulses for the external microcomputer. The oscillation adjustment circuit is intended to adjust time counts with high precision by correcting deviations in the oscillation frequency of the quartz crystal unit. Battery backup switchover function is the automatic switchover circuit between a main power supply and a backup battery of secondary battery. Since the package for these ICs are FFP12 (2.0x2.0x1.0: R2062Kxx) and SSOP16 (5.0x6.4x1.25: R2062Sxx (Preliminary)), high density mounting of ICs on boards is possible. FEATURES * * * * * * * * * * * * * * * * * Minimum Timekeeping supply voltage Typ. 0.75V (Max. 1.00V); VDD pin Low power consumption Typ. 0.4A (Max. 1.0A) at VDD=3V Built-in Backup switchover circuit (can be used for a secondary battery, or an electric double layer capacitor) Three signal lines (CE, SCLK, and SIO) required for connection to the CPU. ***** (Maximum clock frequency of 1MHz (with VCC = 3V) ) Time counters (counting hours, minutes, and seconds) and calendar counters (counting years, months, days, and weeks) (in BCD format) Interrupt circuit configured to generate interrupt signals (with interrupts ranging from 0.5 seconds to 1 month) to the CPU and provided with an interrupt flag and an interrupt halt 2 alarm interrupt circuits (Alarm_W for week, hour, and minute alarm settings and Alarm_D for hour and minute alarm settings) Built-in voltage detector with delay With Power-on flag to prove that the power supply starts from 0V 32-kHz clock output pin (CMOS output. "H" level is always equal to VCC.) Supply voltage monitoring circuit with two supply voltage monitoring threshold settings Automatic identification of leap years up to the year 2099 Selectable 12-hour and 24-hour mode settings Built-in oscillation stabilization capacitors (CG and CD) High precision oscillation adjustment circuit CMOS process Package FFP12 (2.0mm x 2.0mm x 1.0mm : R2062Kxx, SSOP16 (5.0mm x 6.4mm x 1.25mm : R2062Sxx(Preliminary)), 1 R2062 series PIN CONFIGURATION R2062Kxx(FFP12) OSCOUT 8 R2062Sxx(SSOP16) (Preliminary) NC VDCC 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 OSCIN INTR 9 VCC VDD NC OSCIN OSCOUT NC INTR 7 CIN VSS CE 10 11 12 1 2 3 6 5 4 VDD VCC VDCC CLKOUT SCLK SIO NC CE VSS SIO SCLK CLKOUT CIN TOP VIEW TOP VIEW BLOCK DIAGRAM C2 R1 VDD MAIN Power Supply VCC Rechargeable Battery BATTERY VOLTAGE MONITOR SW1 VOLTAGE DETECTOR VDCC DELAY OSCIN REAL TIME CLOCK C3 CE SCLK SIO CLKOUT CPU LEVEL SHIFTER OSCOUT CIN C1 VSS VOLTAGE REFERENCE INTR 2 R2062 series SELECTION GUIDE In the R2062xxx Series, output voltage and options can be designated. Part Number is designated as follows: R2062K01-E2 Part Number R2062abb-cc Code Designation of the package. a bb cc K: FFP12 S: SSOP16 (Preliminary) Serial number of Voltage detector setting etc. Designation of the taping type. Only E2 is available. Description Part Number R2062K01-E2 R2062K02-E2 (Preliminary) Package FFP12 FFP12 -VDET1 (switch-over threshold) 2.70(Typ.) 2.90(Typ.) P. 6 P. 7 DC Electrical Characteristics 3 R2062 series PIN DESCRIPTION PIN R2062Kxx R2062Sxx (FFP12) (SSOP16) Symbol CE Item Chip enable Input Description The CE pin is used for interfacing with the CPU. Should be held high to allow access to the CPU. Incorporates a pull-down resistor. Should be held low or open when the CPU is powered off. Allows a maximum input voltage of 5.5 volts regardless of supply voltage. The SCLK pin is used to input clock pulses synchronizing the input and output of data to and from the SIO pin. Allows a maximum input voltage of 5.5 volts regardless of supply voltage. The SIO pin is used to input or output data intended for writing or reading in synchronization with the SCLK pin. The INTR pin is used to output alarm interrupt (Alarm_W) and alarm interrupt (Alarm_D) and output periodic interrupt signals to the CPU signals. Disabled at power-on from 0V. Nch. open drain output. The CLKOUT pin is used to output 32.768-kHz clock pulses. CMOS output. "H" level is always equal to VCC. Supply power to the IC. 12 7 2 4 SCLK Serial Clock Input 1 5 SIO 9 10 INTR Serial Input / Output Interrupt Output 3 3 CLKOUT 5 16 VCC 6 15 VDD 32kHz Clock Output Main Battery input Positive Power Supply Input VCC Power Supply Monitoring Result Output Noise Bypass Pin Oscillation Circuit Input Oscillation Circuit Output Negative Power Sup Supply Input No Connection The VDD pin is connected to the power supply. Connect a capacitor as much as 0.1F between VDD and VSS. In the case of using a secondary battery, connecting the secondary battery to this pin is possible. While monitoring VCC Power supply, if the voltage is equal or lower than -VDET1, this output level is "L". When VDCC becomes "L", SW1 turns off. When VCC is equal to +VDET1 or more, SW1 turns on. After t DELAY passed, VDCC output becomes off, or "H". Nch Open-drain output. To stabilize the internal reference, connect a capacitor as much as 0.1uF between this pin and VSS. The OSCIN and OSCOUT pins are used to connect the 32.768-kHz quartz crystal unit (with all other oscillation circuit components built into the R2062 series). 4 2 VDCC 10 7 8 9 13 12 CIN OSCIN OSCOUT 11 8 VSS The VSS pin is grounded. - 1,6,11, 14 NC 4 R2062 series ABSOLUTE MAXIMUM RATINGS (VSS=0V) Symbol Item VCC Supply Voltage 1 VDD Supply Voltage 2 VI Input Voltage 1 Input Voltage 2 Input Voltage 3 VO Output Voltage 1 Output Voltage 2 IOUT Maximum Output Current PD Power Dissipation Topt Operating Temperature Tstg Storage Temperature Pin Name VCC VDD CE, SCLK SIO CIN INTR , VDCC SIO, CLKOUT VDD Topt = 25C Description -0.3 to +6.5 -0.3 to +6.5 -0.3 to +6.5 -0.3 to VCC+0.3 -0.3 to VDD+0.3 -0.3 to +6.5 -0.3 to VCC+0.3 10 300 -40 to +85 -55 to +125 Unit V V V V V V V mA mW C C RECOMMENDED OPERATING CONDITIONS Symbol Vaccess Item Supply Voltage Pin Name VCC power supply voltage for interfacing with CPU (VSS=0V, Topt=-40 to +85C) Min, Typ. Max. Unit -VDET1 5.5 V *1) 0.75 1.00 V VCLK 32.768 kHz 5.5 V INTR , VDCC *1) -VDET1 in Vaccess specification is guaranteed by design. *2) CGout is connected between OSCIN and VSS, CDout is connected between OSCOUT and VSS. R2062 series incorporates the capacitors between OSCIN and VSS, between OSCOUT and VSS. Then normally, CGout and CDout are not necessary. *3) Quartz crystal unit: CL=6-8pF, R1=30K fXT VPUP Minimum Timekeeping Voltage CGout,CDout=0pF *2), *3) Oscillation Frequency Pull-up Voltage 5 R2062 series DC ELECTRICAL CHARACTERISTICS * R2062K01 (Unless otherwise specified: VSS=0V, VCC=3.0V, 0.1uF between VDD and VSS, CIN and VSS, Topt=-40 to +85C) Symbol Item Pin Name Conditions Min. Typ. VIH1 "H" Input Voltage 1 CE, SCLK 0.8xVCC VIH2 "H" Input Voltage 2 SIO 0.8xVCC VIL "L" Input Voltage CE, SIO -0.3 SCLK IOH "H" Output SIO, VOH=VCC-0.5V Current CLKOUT IOL1 "L" Output Current 1 SIO, 0.5 VOL=0.4V CLKOUT IOL2 "L" Output Current 2 2.0 INTR VDD, VCC=2.0V IOL3 "L" Output Current 3 0.5 VDCC VOL=0.4V IIL Input Leakage SCLK VI=5.5V or VSS -1.0 Current RDNCE Pull-down Input CE 40 120 register IOZ1 Output Off-state SIO VO=5.5V or VSS -1.0 Current 1 VO=5.5V or VSS IOZ2 Output Off-state -1.0 INTR , Current 2 VDCC IDD Time Keeping Current VDD VCC=0V, VDD=3.0V, 0.4 at Backup mode Output=OPEN Time Keeping VDETH Supply Voltage VDD VCC=0V, 1.90 2.10 Monitoring Voltage "H" Topt=+25C VDETL Supply Voltage VDD VCC=0V, 1.20 1.35 Monitoring Voltage "L" Topt=25C -VDET1 Detector Threshold VCC 2.63 2.70 Topt=25C Voltage (falling edge of VCC) +VDET1 Detector Released VCC 2.69 2.78 Topt=25C Voltage (rising edge of VCC) Detector Threshold VCC, VDD Topt=-40 to 85C 100 VDET and Released Voltage *1) Topt Temperature coefficient VDDOUT1 CG VDD Output Voltage 1 VDD OSCIN OSCOUT Topt=25C, VCC=3.0V, Iout=1.0mA VCC0.12 VCC0.04 10 10 Max. 5.5 VCC+0.3 0.2xVCC -0.5 Unit V mA mA 1.0 400 1.0 1.0 1.0 A k A A A 2.30 1.50 2.77 V V V 2.87 V ppm /C V pF Internal Oscillation Capacitance 1 CD Internal Oscillation Capacitance 2 *1) Guaranteed by design. 6 R2062 series * R2062K02(Preliminary) (Unless otherwise specified: VSS=0V, VCC=3.3V, 0.1uF between VDD and VSS, CIN and VSS, Topt=-40 to +85C) Symbol Item Pin Name Conditions Min. Typ. Max. VIH1 "H" Input Voltage 1 CE, SCLK 0.8xVCC 5.5 VIH2 "H" Input Voltage 2 SIO 0.8xVCC VCC+0.3 VIL "L" Input Voltage CE, SIO -0.3 0.2xVCC SCLK IOH "H" Output SIO, VOH=VCC-0.5V -0.5 Current CLKOUT IOL1 "L" Output Current 1 SIO, 0.5 VOL=0.4V CLKOUT IOL2 "L" Output Current 2 2.0 INTR VDD, VCC=2.0V IOL3 "L" Output Current 3 0.5 VDCC VOL=0.4V IIL Input Leakage SCLK VI=5.5V or VSS -1.0 1.0 Current RDNCE Pull-down Input CE 40 120 400 register IOZ1 Output Off-state SIO VO=5.5V or VSS -1.0 1.0 Current 1 VO=5.5V or VSS IOZ2 Output Off-state -1.0 1.0 INTR , Current 2 VDCC IDD Time Keeping Current VDD VCC=0V, VDD=3.0V, 0.4 1.0 at Backup mode Output=OPEN Time Keeping VDETH Supply Voltage VDD VCC=0V, 1.90 2.10 2.30 Monitoring Voltage "H" Topt=+25C VDETL Supply Voltage VDD VCC=0V, 1.20 1.35 1.50 Monitoring Voltage "L" Topt=25C -VDET1 Detector Threshold VCC 2.820 2.900 2.980 Topt=25C Voltage (falling edge of VCC) +VDET1 Detector Released VCC 2.890 2.985 3.080 Topt=25C Voltage (rising edge of VCC) Detector Threshold VCC, VDD 100 VDET Topt=-40 to 85C and Released Voltage *1) Topt Temperature coefficient VDDOUT1 CG VDD Output Voltage 1 VDD OSCIN OSCOUT Topt=25C, VCC=3.3V, Iout=1.0mA VCC0.12 VCC0.04 10 10 Unit V mA mA A k A A A V V V V ppm /C V pF Internal Oscillation Capacitance 1 CD Internal Oscillation Capacitance 2 *1) Guaranteed by design. 7 R2062 series AC ELECTRICAL CHARACTERISTICS Unless otherwise specified: VSS=0V,Topt=-40 to +85C Input and Output Conditions: VIH=0.8xVCC,VIL=0.2xVCC,VOH=0.8xVCC,VOL=0.2xVCC,CL=50pF Sym Item CondiUnit VDD1.7V *1) -bol Tions Min. Typ. Max. tCES CE Set-up Time 400 ns tCEH CE Hold Time 400 ns tCR CE Recovery Time 62 s fSCLK SCLK Clock Frequency 1.0 MHz tCKH SCLK Clock "H" Time 400 ns tCKL SCLK Clock "L" Time 400 ns tCKS SCLK Set-up Time 200 ns tRD Data Output Delay Time 300 ns tRZ Data Output Floating Time 300 ns tCEZ Data Output Delay Time After 300 ns Falling of CE tDS Input Data Set-up Time 200 ns tDH Input Data Hold Time 200 ns Time tDELAY Output Delay Time of Voltage 100 105 110 ms Keeping Detector *1) VCC voltage interfacing with CPU is defined by Vaccess (P.5 RECOMMENDED OPERATING CONDITIONS) *) For reading/writing timing, see "P.29 Interfacing with the CPU *Considerations in Reading and Writing Time Data under special condition". tCKH CE tCKS SCLK tCES tCKL tCEH tCR tDS SIO(write cycle) SIO(read cycle) tRD tDH tCEZ tRD tRZ VCC +VDET1 tDELAY VDCC 8 R2062 series PACKAGE DIMENSIONS * R2062Kxx 9 10 7 6 1PIN INDEX 0.05 12 1 4 3 2PIN INDEX 0.35 0.35 0.25 1.0Max 0.103 0.30.15 0.5 0.20.15 0.5 (BOTTOM VIEW) 0.170.1 0.270.15 2.00.1 unit: mm 2.00.1 9 R2062 series * R2062Sxx (Preliminary) 5.00.3 16 9 0 to 10 4.40.2 6.40.3 1 0.65 0.225typ 8 0.15 1.150.1 +0.1 -0.05 0.10 +0.1 0.22 -0.05 0.15 M 0.10.1 0.50.3 unit: mm TAPING SPECIFICATION The R2062 Series have one designated taping direction. The product designation for the taping components is "R2062S/Kxx-E2". 10 R2062 series GENERAL DESCRIPTION * Battery Backup Switchover Function The R2062 Series have two power supply input, or VCC and VDD. With monitoring VCC pin input voltage, which voltage between the two is supplied to the internal power supply is decided. Refer to the next table to see the state of the backup battery and internal power supply's state of the IC by each condition. VCCVDET1 VCC The case of back-up by primary battery VCC CPU power supply VCC VDD CPU Power Supply VDD 0.1F 0.1F ML614 etc. CR2025 etc. VSS VSS * Interface with CPU The R2062 is connected to the CPU by three signal lines CE (Chip Enable), SCLK (Serial Clock), and SIO (Serial Input / Output), through which it reads and writes data from and to the CPU. The CPU can be accessed when the CE pin is held high. Access clock pulses have a maximum frequency of 1 MHz, allowing high-speed data transfer to the CPU. VCC falls down under -VDET1, the R2062 stops accessing with CPU. 11 R2062 series * Clock and Calendar Function The R2062 reads and writes time data from and to the CPU in units ranging from seconds to the last two digits of the calendar year. The calendar year will automatically be identified as a leap year when its last two digits are a multiple of 4. Consequently, leap years up to the year 2099 can automatically be identified as such. *) The year 2000 is a leap year while the year 2100 is not a leap year. * Alarm Function The R2062 incorporates the alarm interrupt circuit configured to generate interrupt signals to the CPU at preset times. The alarm interrupt circuit allows two types of alarm settings specified by the Alarm_W registers and the Alarm_D registers. The Alarm_W registers allow week, hour, and minute alarm settings including combinations of multiple day-of-week settings such as "Monday, Wednesday, and Friday" and "Saturday and Sunday". The Alarm_D registers allow hour and minute alarm settings. The Alarm_W outputs from INTR pin, and the Alarm_D outputs also from INTR pin. Each alarm function can be checked from the CPU by using a polling function. * High-precision Oscillation Adjustment Function The R2062 has built-in oscillation stabilization capacitors (CG and CD), that can be connected to an external quartz crystal unit to configure an oscillation circuit. Two kinds of accuracy for this function are alternatives. To correct deviations in the oscillator frequency of the crystal, the oscillation adjustment circuit is configured to allow correction of a time count gain or loss (up to 1.5ppm or 0.5ppm at 25C) from the CPU. The maximum range is approximately 189ppm (or 63ppm) in increments of approximately 3ppm (or 1ppm). Such oscillation frequency adjustment in each system has the following advantages: * Allows timekeeping with much higher precision than conventional RTCs while using a quartz crystal unit with a wide range of precision variations. * Corrects seasonal frequency deviations through seasonal oscillation adjustment. * Allows timekeeping with higher precision particularly with a temperature sensing function out of RTC, through oscillation adjustment in tune with temperature fluctuations. * Power-on Reset, Oscillation Halt Sensing Function and Supply Voltage Monitoring Function The R2062 has 2 power supply pins (VCC, VDD), among them, VCC pin and VDD pin have monitoring function of supply voltage. VCC power supply monitoring circuit makes VDCC pin "L" when VCC power supply pin becomes equal or lower than -VDET1. At the power-on of VCC, this circuit makes VDCC pin turn off, or "H" after the delay time, tDELAY from when the VCC power supply pin becomes equal or more than +VDET1. The R2062 incorporates an oscillation halt sensing circuit equipped with internal registers configured to record any past oscillation halt, the oscillation halt sensing circuit, VDD monitoring flag, and power-on reset flag are useful for judging the validity of time data. Power on reset function reset the control resisters when the system is powered on from 0V. At the same time, the fact is memorized to the resister as a flag, thereby identifying whether they are powered on from 0V or battery backed-up. The R2062 also incorporates a supply voltage monitoring circuit equipped with internal registers configured to record any drop in supply voltage below a certain threshold value. Supply voltage monitoring threshold settings can be selected between 2.1V and 1.35V through internal register settings. The sampling rate is normally 1s. 12 R2062 series The oscillation halt sensing circuit is configured to confirm the established invalidation of time data in contrast to the supply voltage monitoring circuit intended to confirm the potential invalidation of time data. Further, the supply voltage monitoring circuit can be applied to battery supply voltage monitoring. * Periodic Interrupt Function The R2062 incorporates the periodic interrupt circuit configured to generate periodic interrupt signals aside from interrupt signals generated by the periodic interrupt circuit for output from the INTR pin. Periodic interrupt signals have five selectable frequency settings of 2 Hz (once per 0.5 seconds), 1 Hz (once per 1 second), 1/60 Hz (once per 1 minute), 1/3600 Hz (once per 1 hour), and monthly (the first day of every month). Further, periodic interrupt signals also have two selectable waveforms, a normal pulse form (with a frequency of 2 Hz or 1 Hz) and special form adapted to interruption from the CPU in the level mode (with second, minute, hour, and month interrupts). The condition of periodic interrupt signals can be monitored with using a polling function. * 32kHz Clock Output The R2062 incorporates a 32-kHz clock circuit configured to generate clock pulses with the oscillation frequency of a 32.768kHz quartz crystal unit for output from the CLKOUT pin (CMOS push-pull output). The 32-kHz clock output is always enabled and the "H" level of the CLKOUT pin is same as VCC power supply. 13 R2062 series Address Mapping Address A3A2A1A0 0 0000 1 2 3 4 5 6 7 8 9 A B C D E F 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Register Name Second Counter Minute Counter Hour Counter Day-of-week Counter Day-of-month Counter Month Counter and Century Bit Year Counter Oscillation Adjustment Register *3) Alarm_W (Minute Register) Alarm_W (Hour Register) Alarm_W (Day-of-week Register) Alarm_D (Minute Register) Alarm_D (Hour Register) Control Register 1 *3) Control Register 2 *3) D7 *2) 19 /20 Y80 DEV *4) WALE VDSL D6 S40 M40 Y40 F6 WM40 WW6 DM40 D5 S20 M20 H20 P/ A D20 Y20 F5 WM20 WH20 WP/ A WW5 DM20 Da D4 S10 M10 H10 D10 MO10 Y10 F4 WM10 WH10 WW4 DM10 DH10 SCRA TCH2 PON *5) ta D3 S8 M8 H8 D8 MO8 Y8 F3 WM8 WH8 WW3 DM8 DH8 TEST SCRA TCH1 D2 S4 M4 H4 W4 D4 MO4 Y4 F2 WM4 WH4 WW2 DM4 DH4 CT2 CTFG D1 S2 M2 H2 W2 D2 MO2 Y2 F1 WM2 WH2 WW1 DM2 DH2 CT1 WAFG D0 S1 M1 H1 W1 D1 MO1 Y1 F0 WM1 WH1 WW0 DM1 DH1 CT0 DAFG DH20 DP/ A DALE 12 /24 VDET XST Notes: * 1) All the data listed above accept both reading and writing. * 2) The data marked with "-" is invalid for writing and reset to 0 for reading. * 3) When the PON bit is set to 1 in Control Register 2, all the bits are reset to 0 in Oscillation Adjustment Register, Control Register 1 and Control Register 2 excluding the XST bit. * 4) When DEV=0, the oscillation adjustment circuit is configured to allow correction of a time count gain or loss up to 1.5ppm. When DEV=1, the oscillation adjustment circuit is configured to allow correction of a time count gain or loss up to or 0.5ppm. * 5) PON is a power-on-reset flag. 14 R2062 series Register Settings * Control Register 1 (ADDRESS Eh) D4 D3 D2 D1 D0 SCRA TEST CT2 CT1 CT0 (For Writing) TCH2 SCRA TEST CT2 CT1 CT0 (For Reading) WALE DALE 12 /24 TCH2 0 0 0 0 0 0 0 0 Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. D7 WALE D6 DALE D5 12 /24 (1) WALE, DALE WALE,DALE 0 1 Alarm_W Enable Bit, Alarm_D Enable Bit Description Disabling the alarm interrupt circuit (under the control of the settings of the Alarm_W registers and the Alarm_D registers). Enabling the alarm interrupt circuit (under the control of the settings of the Alarm_W registers and the Alarm_D registers) (Default) (2) 12 /24 12 /24-hour Mode Selection Bit Description 12 /24 0 Selecting the 12-hour mode with a.m. and p.m. indications. 1 Selecting the 24-hour mode Setting the 12 /24 bit to 0 and 1 specifies the 12-hour mode and the 24-hour mode, respectively. (Default) 24-hour mode 12-hour mode 24-hour mode 00 12 (AM12) 12 01 01 (AM 1) 13 02 02 (AM 2) 14 03 03 (AM 3) 15 04 04 (AM 4) 16 05 05 (AM 5) 17 06 06 (AM 6) 18 07 07 (AM 7) 19 08 08 (AM 8) 20 09 09 (AM 9) 21 10 10 (AM10) 22 11 11 (AM11) 23 Setting the 12 /24 bit should precede writing time data 12-hour mode 32 (PM12) 21 (PM 1) 22 (PM 2) 23 (PM 3) 24 (PM 4) 25 (PM 5) 26 (PM 6) 27 (PM 7) 28 (PM 8) 29 (PM 9) 30 (PM10) 31 (PM11) (3) SCRATCH2 Scratch Bit 2 (Default) SCRATCH2 Description 0 1 The SCRATCH2 bit is intended for scratching and accepts the reading and writing of 0 and 1. The SCRATCH2 bit will be set to 0 when the PON bit is set to 1 in the Control Register 1. 15 R2062 series (4) TEST TEST Test Bit (Default) Description 0 Normal operation mode. 1 Test mode. The TEST bit is used only for testing in the factory and should normally be set to 0. (5) CT2,CT1, and CT0 CT2 CT1 Periodic Interrupt Selection Bits CT0 Wave form mode Pulse Mode *1) Pulse Mode *1) Level Mode *2) Level Mode *2) Level Mode *2) Level Mode *2) Description Interrupt Cycle and Falling Timing OFF(H) Fixed at "L" 2Hz(Duty50%) 1Hz(Duty50%) Once per 1 second (Synchronized with second counter increment) Once per 1 minute (at 00 seconds of every minute) Once per hour (at 00 minutes and 00 seconds of every hour) Once per month (at 00 hours, 00 minutes, and 00 seconds of first day of every month) (Default) 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 * 1) Pulse Mode: 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second counter as illustrated in the timing chart below. CTFG Bit IN TR Pin Approx. 92s (Increment of second counter) Rewriting of the second counter In the pulse mode, the increment of the second counter is delayed by approximately 92 s from the falling edge of clock pulses. Consequently, time readings immediately after the falling edge of clock pulses may appear to lag behind the time counts of the real-time clocks by approximately 1 second. Rewriting the second counter will reset the other time counters of less than 1 second, driving the INTR pin low. * 2) Level Mode: Periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1 minute, 1 hour, and 1 month. The increment of the second counter is synchronized with the falling edge of periodic interrupt signals. For example, periodic interrupt signals with an interrupt cycle setting of 1 second are output in synchronization with the increment of the second counter as illustrated in the timing chart below. 16 R2062 series CTFG Bit IN T R Pin Setting CTFG bit to 0 (Increment of second counter) (Increment of second counter) Setting CTFG bit to 0 (Increment of second counter) *1), *2) When the oscillation adjustment circuit is used, the interrupt cycle will fluctuate once per 20sec. or 60sec. as follows: Pulse Mode: The "L" period of output pulses will increment or decrement by a maximum of 3.784 ms. For example, 1-Hz clock pulses will have a duty cycle of 50 0.3784%. Level Mode: A periodic interrupt cycle of 1 second will increment or decrement by a maximum of 3.784 ms. 17 R2062 series * Control Register 2 (Address Fh) D3 D2 D1 D0 SCRA CTFG WAFG DAFG (For Writing) TCH1 PON SCRA CTFG WAFG DAFG (For Reading) VDSL VDET XST TCH1 Indefinite 0 0 1 0 0 0 0 Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. D7 VDSL D6 VDET D5 XST D4 PON (1) VDSL VDSL 0 1 VDD Supply Voltage Monitoring Threshold Selection Bit (Default) Description Selecting the VDD supply voltage monitoring threshold setting of 2.1v. Selecting the VDD supply voltage monitoring threshold setting of 1.35v. The VDSL bit is intended to select the VDD supply voltage monitoring threshold settings. (2) VDET VDET 0 Supply Voltage Monitoring Result Indication Bit Description Indicating supply voltage above the supply voltage monitoring (Default) threshold settings. 1 Indicating supply voltage below the supply voltage monitoring threshold settings. Once the VDET bit is set to 1, the supply voltage monitoring circuit will be disabled while the VDET bit will hold the setting of 1. The VDET bit accepts only the writing of 0, which restarts the supply voltage monitoring circuit. Conversely, setting the VDET bit to 1 causes no event. (3) XST XST Oscillation Halt Sensing Monitor Bit Description Sensing a halt of oscillation 0 Sensing a normal condition of oscillation 1 The XST accepts the reading and writing of 0 and 1. The XST bit will be set to 0 when the oscillation halt sensing. The XST bit will hold 0 even after the restart of oscillation. (4) PON Power-on-reset Flag Bit PON Description 0 Normal condition 1 Detecting VDD power-on -reset The PON bit is for sensing power-on reset condition. (Default) * The PON bit will be set to 1 when VDD power-on from 0 volts. The PON bit will hold the setting of 1 even after power-on. * When the PON bit is set to 1, all bits will be reset to 0, in the Oscillation Adjustment Register, Control Register 1, and Control Register 2, except XST and PON. As a result, INTR pin stops outputting. * The PON bit accepts only the writing of 0. Conversely, setting the PON bit to 1 causes no event. 18 R2062 series (5) SCRATCH1 Scratch Bit 1 SCRATCH1 Description 0 (Default) 1 The SCRATCH1 bit is intended for scratching and accepts the reading and writing of 0 and 1. The SCRATCH1 bit will be set to 0 when the PON bit is set to 1 in the Control Register 2. (6) CTFG CTFG Periodic Interrupt Flag Bit Description 0 Periodic interrupt output = "H" (Default) 1 Periodic interrupt output = "L" The CTFG bit is set to 1 when the periodic interrupt signals are output from the INTR pin ("L"). The CTFG bit accepts only the writing of 0 in the level mode, which disables ("H") the INTR pin until it is enabled ("L") again in the next interrupt cycle. Conversely, setting the CTFG bit to 1 causes no event. (7) WAFG,DAFG Alarm_W Flag Bit and Alarm_D Flag Bit WAFG,DAFG Description 0 Indicating a mismatch between current time and preset alarm time (Default) 1 Indicating a match between current time and preset alarm time The WAFG and DAFG bits are valid only when the WALE and DALE have the setting of 1, which is caused approximately 61s after any match between current time and preset alarm time specified by the Alarm_W registers and the Alarm_D registers. The WAFG (DAFG) bit accepts only the writing of 0. INTR pin outputs off ("H") when this bit is set to 0. And INTR pin outputs "L" again at the next preset alarm time. Conversely, setting the WAFG and DAFG bits to 1 causes no event. The WAFG and DAFG bits will have the reading of 0 when the alarm interrupt circuit is disabled with the WALE and DALE bits set to 0. The settings of the WAFG and DAFG bits are synchronized with the output of the INTR pin as shown in the timing chart below. Approx. 61s WAFG(DAFG) Bit IN TR Pin Writing of 0 to WAFG(DAFG) bit (Match between current time and preset alarm time) (Match between current time and preset alarm time) Writing of 0 to WAFG(DAFG) bit (Match between current time and preset alarm time) Approx. 61s 19 R2062 series * Time Counter (Address 0-2h) Second Counter (Address 0h) D7 D6 D5 D4 D3 D2 D1 D0 S40 S20 S10 S8 S4 S2 S1 0 S40 S20 S10 S8 S4 S2 S1 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Minute Counter (Address 1h) D7 D6 D5 D4 D3 D2 D1 D0 M40 M20 M10 M8 M4 M2 M1 0 M40 M20 M10 M8 M4 M2 M1 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Hour Counter (Address 2h) D7 0 D6 0 D5 P/ A or H20 P/ A or H20 H10 H8 H4 H2 H1 D4 H10 D3 H8 D2 H4 D1 H2 D0 H1 (For Writing) (For Reading) Default Settings *) (For Writing) (For Reading) Default Settings *) (For Writing) (For Reading) 0 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. * Time digit display (BCD format) as follows: The second digits range from 00 to 59 and are carried to the minute digit in transition from 59 to 00. The minute digits range from 00 to 59 and are carried to the hour digits in transition from 59 to 00. The hour digits range as shown in "P15 * Control Register 1 (ADDRESS Eh) (2) 12 /24: 12 /24-hour Mode Selection Bit" and are carried to the day-of-month and day-of-week digits in transition from PM11 to AM12 or from 23 to 00. * Any writing to the second counter resets divider units of less than 1 second. * Any carry from lower digits with the writing of non-existent time may cause the time counters to malfunction. Therefore, such incorrect writing should be replaced with the writing of existent time data. 20 R2062 series * Day-of-week Counter (Address 3h) D7 D6 D5 D4 D3 D2 D1 D0 W4 W2 W1 (For Writing) 0 0 0 0 0 W4 W2 W1 (For Reading) 0 0 0 0 0 Indefinite Indefinite Indefinite Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. * The day-of-week counter is incremented by 1 when the day-of-week digits are carried to the day-of-month digits. * Day-of-week display (incremented in septimal notation): (W4, W2, W1) = (0, 0, 0) (0, 0, 1)...(1, 1, 0) (0, 0, 0) * Correspondences between days of the week and the day-of-week digits are user-definable (e.g. Sunday = 0, 0, 0) * The writing of (1, 1, 1) to (W4, W2, W1) is prohibited except when days of the week are unused. * Calendar Counter (Address 4-6h) Day-of-month Counter (Address 4h) D7 D6 D5 D4 D3 D2 D1 D0 D20 D10 D8 D4 D2 D1 0 0 D20 D10 D8 D4 D2 D1 0 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Month Counter + Century Bit (Address 5h) D7 19 /20 19 /20 Indefinite D6 0 0 D5 0 0 D4 MO10 D3 MO8 D2 MO4 D1 MO2 D0 MO1 (For Writing) (For Reading) Default Settings *) (For Writing) MO10 MO8 MO4 MO2 MO1 (For Reading) Indefinite Indefinite Indefinite Indefinite Indefinite Default Settings *) Year Counter (Address 6h) D7 D6 D5 D4 D3 D2 D1 D0 Y80 Y40 Y20 Y10 Y8 Y4 Y2 Y1 (For Writing) Y80 Y40 Y20 Y10 Y8 Y4 Y2 Y1 (For Reading) Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. * The calendar counters are configured to display the calendar digits in BCD format by using the automatic calendar function as follows: The day-of-month digits (D20 to D1) range from 1 to 31 for January, March, May, July, August, October, and December; from 1 to 30 for April, June, September, and November; from 1 to 29 for February in leap years; from 1 to 28 for February in ordinary years. The day-of-month digits are carried to the month digits in reversion from the last day of the month to 1. The month digits (MO10 to MO1) range from 1 to 12 and are carried to the year digits in reversion from 12 to 1. 21 R2062 series The year digits (Y80 to Y1) range from 00 to 99 (00, 04, 08, ..., 92, and 96 in leap years) and are carried to the 19 /20 digits in reversion from 99 to 00. The 19 /20 digits cycle between 0 and 1 in reversion from 99 to 00 in the year digits. * Any carry from lower digits with the writing of non-existent calendar data may cause the calendar counters to malfunction. Therefore, such incorrect writing should be replaced with the writing of existent calendar data. * Oscillation Adjustment Register (Address 7h) D7 D6 D5 D4 D3 D2 D1 D0 DEV F6 F5 F4 F3 F2 F1 F0 (For Writing) DEV F6 F5 F4 F3 F2 F1 F0 (For Reading) 0 0 0 0 0 0 0 0 Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. DEV bit When DEV is set to 0, the Oscillation Adjustment Circuit operates 00, 20, 40 seconds. When DEV is set to 1, the Oscillation Adjustment Circuit operates 00 seconds. F6 to F0 bits The Oscillation Adjustment Circuit is configured to change time counts of 1 second on the basis of the settings of the Oscillation Adjustment Register at the timing set by DEV. * The Oscillation Adjustment Circuit will not operate with the same timing (00, 20, or 40 seconds) as the timing of writing to the Oscillation Adjustment Register. * The F6 bit setting of 0 causes an increment of time counts by ((F5, F4, F3, F2, F1, F0) - 1) x 2. The F6 bit setting of 1 causes a decrement of time counts by (( F5,F4,F3,F2,F1,F0 ) + 1) x 2. The settings of "*, 0, 0, 0, 0, 0, *" ("*" representing either "0" or "1") in the F6, F5, F4, F3, F2, F1, and F0 bits cause neither an increment nor decrement of time counts. Example: If (DEV, F6, F5, F4, F3, F2, F1, F0) is set to (0, 0, 0, 0, 0, 1, 1, 1), when the second digits read 00, 20, or 40, an increment of the current time counts of 32768 + (7 - 1) x 2 to 32780 (a current time count loss). If (DEV, F6, F5, F4, F3, F2, F1, F0) is set to (0, 0, 0, 0, 0, 0, 0, 1), when the second digits read 00, 20, 40, neither an increment nor a decrement of the current time counts of 32768. If (DEV, F6, F5, F4, F3, F2, F1, F0) is set to (1, 1, 1, 1, 1, 1, 1, 0), when the second digits read 00, a decrement of the current time counts of 32768 + (- 2) x 2 to 32764 (a current time count gain). An increase of two clock pulses once per 20 seconds causes a time count loss of approximately 3 ppm (2 / (32768 x 20 = 3.051 ppm). Conversely, a decrease of two clock pulses once per 20 seconds causes a time count gain of 3 ppm. Consequently, when DEV is set to "0", deviations in time counts can be corrected with a precision of 1.5 ppm. In the same way, when DEV is set to "1", deviations in time counts can be corrected with a precision of 0.5 ppm. Note that the oscillation adjustment circuit is configured to correct deviations in time counts and not the oscillation frequency of the 32.768-kHz clock pulses. For further details, see "P34 Configuration of Oscillation Circuit and Correction of Time Count Deviations * Oscillation Adjustment Circuit". 22 R2062 series * Alarm_W Registers (Address 8-Ah) Alarm_W Minute Register (Address 8h) D7 D6 D5 D4 WM40 WM20 WM10 0 WM40 WM20 WM10 Indefinite Indefinite Indefinite 0 D3 WM8 WM8 Indefinite D2 WM4 WM4 Indefinite D1 WM2 WM2 Indefinite D0 WM1 WM1 Indefinite (For Writing) (For Reading) Default Settings *) Alarm_W Hour Register (Address 9h) D7 D6 D5 D4 D3 D2 D1 D0 WH20 WH10 WH8 WH4 WH2 WH1 WP/ A WH10 WH8 WH4 WH2 WH1 0 0 WH20 WP/ A 0 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Alarm_W Day-of-week Register (Address Ah) D7 0 0 D6 WW6 D5 WW5 D4 WW4 D3 WW3 D2 WW2 D1 WW1 D0 WW0 (For Writing) (For Reading) Default Settings *) (For Writing) (For Reading) Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. * The D5 bit of the Alarm_W Hour Register represents WP/ A when the 12-hour mode is selected (0 for a.m. and 1 for p.m.) and WH20 when the 24-hour mode is selected (tens in the hour digits). * The Alarm_W Registers should not have any non-existent alarm time settings. (Note that any mismatch between current time and preset alarm time specified by the Alarm_W registers may disable the alarm interrupt circuit.) * When the 12-hour mode is selected, the hour digits read 12 and 32 for 0 a.m. and 0 p.m., respectively. (See "P15 *Control Register 1 (ADDRESS Eh) (2) 12 /24: 12 /24-hour Mode Selection Bit") * WW0 to WW6 correspond to W4, W2, and W1 of the day-of-week counter with settings ranging from (0, 0, 0) to (1, 1, 0). * WW0 to WW6 with respective settings of 0 disable the outputs of the Alarm_W Registers. WW6 WW5 WW4 WW3 WW2 WW1 WW0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite 23 R2062 series Example of Alarm Time Setting Alarm Preset alarm time Sun. Mon. Day-of-week Tue. Wed. Th. Fri. Sat. 12-hour mode 10 hr. 1 0 1 3 2 3 24-hour mode 10 1 min. min. 0 3 5 0 3 5 0 0 9 0 0 9 1 10 1 10 1 hr. min. min. hr. hr. 2 1 1 2 1 1 0 3 5 0 3 5 0 0 9 0 0 9 0 0 1 1 1 2 0 1 1 2 3 3 00:00 a.m. on all days 01:30 a.m. on all days 11:59 a.m. on all days 00:00 p.m. on Mon. to Fri. 01:30 p.m. on Sun. 11:59 p.m. on Mon. ,Wed., and Fri. WW0 WW1 WW2 WW3 WW4 WW5 WW6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 Note that the correspondence between WW0 to WW6 and the days of the week shown in the above table is only an example and not mandatory. * Alarm_D Register (Address B-Ch) Alarm_D Minute Register (Address Bh) D7 D6 D5 D4 D3 D2 D1 D0 DM40 DM20 DM10 DM8 DM4 DM2 DM1 0 DM40 DM20 DM10 DM8 DM4 DM2 DM1 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite (For Writing) (For Reading) Default Settings *) Alarm_D Hour Register (Address Ch) D7 D6 D5 D4 D3 D2 D1 D0 DH20 DH10 DH8 DH4 DH2 DH1 (For Writing) DP/ A DH10 DH8 DH4 DH2 DH1 (For Reading) 0 0 DH20 DP/ A 0 0 Indefinite Indefinite Indefinite Indefinite Indefinite Indefinite Default Settings *) *) Default settings: Default value means read / written values when the PON bit is set to "1" due to VDD power-on from 0 volts. * The D5 bit represents DP/ A when the 12-hour mode is selected (0 for a.m. and 1 for p.m.) and DH20 when the 24-hour mode is selected (tens in the hour digits). * The Alarm_D registers should not have any non-existent alarm time settings. (Note that any mismatch between current time and preset alarm time specified by the Alarm_D registers may disable the alarm interrupt circuit.) * When the 12-hour mode is selected, the hour digits read 12 and 32 for 0a.m. and 0p.m., respectively. (See "P15 *Control Register 1 (ADDRESS Eh) (2) 12 /24: 12 /24-hour Mode Selection Bit") 24 R2062 series Interfacing with the CPU * DATA TRANSFER FORMATS (1) Timing Between CE Pin Transition and Data Input / Output The R2062 adopts a 3-wire serial interface by which they use the CE (Chip Enable), SCLK (Serial Clock), and SIO (Serial Input/Output) pins to receive and send data to and from the CPU. The 3-wire serial interface provides two types of input/output timings with which the SIO pin output and input are synchronized with the rising or falling edges of the SCLK pin input, respectively, and vice versa. The R2062 is configured to select either one of two different input/output timings depending on the level of the SCLK pin in the low to high transition of the CE pin. Namely, when the SCLK pin is held low in the low to high transition of the CE pin, the models will select the timing with which the SIO pin output is synchronized with the rising edge of the SCLK pin input, and the input is synchronized with the falling edge of the SCLK pin input, as illustrated in the timing chart below. CE SCLK tDS SIO (for writing) tDH tRD tCES SIO (for reading) Conversely, when the SCLK pin is held high in the low to high transition of the CE pin, the models will select the timing with which the SIO pin output is synchronized with the falling edge of the SCLK pin input, and the input is synchronized with the rising edge of the SCLK pin input, as illustrated in the timing chart below. CE SCLK tDS SIO (for writing) tDH tRD tCES SIO (for reading) 25 R2062 series (2) Data Transfer Formats Data transfer is commenced in the low to high transition of the CE pin input and completed in its high to low transition. Data transfer is conducted serially in multiple units of 1 byte (8 bits). The former 4 bits are used to specify in the Address Pointer a head address with which data transfer is to be commenced from the host. The latter 4 bits are used to select either reading data transfer or writing data transfer, and to set the Transfer Format Register to specify an appropriate data transfer format. All data transfer formats are designed to transfer the most significant bit (MSB) first. CE SCLK SIO A3 A2 A1 A0 C3 C2 C1 C0 D7 D6 D3 D2 D1 D0 1 2 3 4 5 6 7 8 1 2 3 Setting the Address Pointer Setting the Transfer Format Register Writing or Reading data transfer Two types of data transfer formats are available for reading data transfer and writing data transfer each. * Writing Data Transfer Formats (1) 1-byte Writing Data Transfer Format The first type of writing data transfer format is designed to transfer 1-byte data at a time and can be selected by specifying in the address pointer a head address with which writing data transfer is to be commenced and then writing the setting of 8h to the transfer format register. This 1-byte writing data transfer can be completed by driving the CE pin low or continued by specifying a new head address in the address pointer and setting the data transfer format. Example of 1-byte Writing Data Transfer (For Writing Data to Addresses Fh and 7h) CE SIO 11111000 Specifying FhSetting 8h in in the Address Pointer the Transfer Format Register Data Writing data to address Fh 01111000 Data Specifying 7h Setting 8h in Writing data to in the Address Pointer the Transfer Format Register address 7h Data transfer from the host Data transfer from the RTCs 26 R2062 series (2) Burst Writing Data Transfer Format The second type of writing data transfer format is designed to transfer a sequence of data serially and can be selected by specifying in the address pointer a head address with which writing data transfer is to be commenced and then writing the setting of 0h to the transfer format register. The address pointer is incremented for each transfer of 1-byte data and cycled from Fh to 0h. This burst writing data transfer can be completed by driving the CE pin low. Example of Burst Writing Data Transfer (For Writing Data to Addresses Eh, Fh, and 0h) CE SIO 11100000 Data Data Writing data to address Fh Data Writing data to address 0h Specifying EhSetting 0h in Writing data to in the Address Pointer the Transfer Format Register address Eh Data transfer from the host Data transfer from the RTCs * Reading Data Transfer Formats (1) 1-byte Reading Data Transfer Format The first type of reading data transfer format is designed to transfer 1-byte data at a time and can be selected by specifying in the Address Pointer a head address with which reading data transfer is to be commenced and then the setting of writing Ch to the Transfer Format Register. This 1-byte reading data transfer can be completed by driving the CE pin low or continued by specifying a new head address in the Address Pointer and selecting this type of reading data Transfer Format. Example of 1-byte Reading Data Transfer (For Reading Data from Addresses Eh and 2h) CE SIO 11101100 Specifying EhSetting Ch in in the Address Pointer the Transfer Format Register Data Reading data from address Eh 00101100 Data Specifying 2h Setting Ch in Reading data from in the Address Pointer the Transfer Format Register address 2h Data transfer from the host Data transfer from the RTCs 27 R2062 series (2) Burst Reading Data Transfer Format The second type of reading data transfer format is designed to transfer a sequence of data serially and can be selected by specifying in the address pointer a head address with which reading data transfer is to be commenced and then writing the setting of 4h to the transfer format register. The address pointer is incremented for each transfer of 1-byte data and cycled from Fh to 0h. This burst reading data transfer can be completed by driving the CE pin low. Example of Burst Reading Data Transfer (For Reading Data from Addresses Fh, 0h, and 1h) CE SIO 11110100 DATA DATA Reading data from address 0h DATA Reading data from address 1h Specifying FhSetting 4h in Reading data from the Transfer in the address Fh Address Pointer Format Register Data transfer from the host Data transfer from the RTCs (3) Combination of 1-byte Reading and writing Data Transfer Formats The 1-byte reading and writing data transfer formats can be combined together and further followed by any other data transfer format. Example of Reading Modify Writing Data Transfer (For Reading and Writing Data from and to Address Fh) CE SIO 11111100 DATA 11111000 Specifying FhSetting 8h in in the Address Pointer the Transfer Format Register DATA Writing data to address Fh Specifying FhSetting Ch in Reading data from the Transfer in the address Fh Format Address Pointer Register Data transfer from the host Data transfer from the RTCs The reading and writing data transfer formats correspond to the settings in the transfer format register as shown in the table below. 1 Byte 8h (1,0,0,0) Ch (1,1,0,0) Burst 0h (0,0,0,0) 4h (0,1,0,0) Writing data transfer Reading data transfer 28 R2062 series * Considerations in Reading and Writing Time Data under special condition Any carry to the second digits in the process of reading or writing time data may cause reading or writing erroneous time data. For example, suppose a carry out of 13:59:59 into 14:00:00 occurs in the process of reading time data in the middle of shifting from the minute digits to the hour digits. At this moment, the second digits, the minute digits, and the hour digits read 59 seconds, 59 minutes, and 14 hours, respectively (indicating 14:59:59) to cause the reading of time data deviating from actual time virtually 1 hour. A similar error also occurs in writing time data. To prevent such errors in reading and writing time data, the R2062 has the function of temporarily locking any carry to the second digits during the high interval of the CE pin and unlocking such a carry in its high to low transition. Note that a carry to the second digits can be locked for only 1 second, during which time the CE pin should be driven low. 13:59:59 14:00:00 14:00:01 Actual time CE Max.62s Time counts within RTC 13:59:59 14:00:00 14:00:01 The effective use of this function requires the following considerations in reading and writing time data: (1) Hold the CE pin high in each session of reading or writing time data. (2) Ensure that the high interval of the CE pin lasts within 1 second. Should there be any possibility of the host going down in the process of reading or writing time data, make arrangements in the peripheral circuitry as to drive the CE pin low or open at the moment that the host actually goes down. (3) Leave a time span of 31s or more from the low to high transition of the CE pin to the start of access to addresses 0h to 6h in order that any ongoing carry of the time digits may be completed within this time span. (4) Leave a time span of 62s or more from the high to low transition of the CE pin to its low to high transition in order that any ongoing carry of the time digits during the high interval of the CE pin may be adjusted within this time span. The considerations listed in (1), (3), and (4) above are not required when the process of reading or writing time data is obviously free from any carry of the time digits. (e.g. reading or writing time data in synchronization with the periodic interrupt function in the level mode or the alarm interrupt function). Good and bad examples of reading and writing time data are illustrated on the next page. 29 R2062 series Good Example Time span of 31s or more Any address other than addresses 0h to 6h permits of immediate reading or writing without requiring a time span of 31 s. CE SIO F4h Address Pointer = Fh Transfer Format Register = 4h DATA Reading from Address Fh (control2) DATA Reading from Address 0h (sec.) DATA Reading from Address 1h (min.) DATA Reading from Address 2h (hr.) Bad Example (1) (Where the CE pin is once driven low in the process of reading time data) 31s or more 31s or more CE SIO 0Ch Address Pointer = 0h Transfer Format Register = Ch Data Reading from Address 0h (sec.) 14h Address Pointer = 1h Transfer Format Register = 4h Data Reading from Address 1h (min.) Data Reading from Address 2h (hr.) Bad Example (2) (Where a time span of less than 31s is left until the start of the process of writing time data) Time span of less than 31s CE SIO F0h Address Pointer = Fh Transfer Format Register = 0h Data Writing to Address Fh (contorl2) Data Writing to Address 0h (sec.) Data Writing to Address 1h (min.) Data Writing to Address 2h (hr.) Bad Example (3) (Where a time span of less than 62s is left between the adjacent processes of reading time data) Less than 62s CE SIO 0Ch Address Pointer = 0h Transfer Format Register = Ch Data Reading from Address 0h (sec.) 0Ch Address Pointer = 0h Transfer Format Register = Ch Data Reading from Address 0h (sec.) 0Ch Data transfer from the host Data Data transfer from RTCs 30 R2062 series Configuration of Oscillation Circuit and Correction of Time Count Deviations * Configuration of Oscillation Circuit Typical externally-equipped element X'tal : 32.768kHz (R1=30k typ) (CL=6pF to 8pF) Standard values of internal elements CG,CD 10pF typ OSCIN Oscillator CG Circuit OSCOUT CD 32kHz A The oscillation circuit is driven at a constant voltage of approximately 1.2 volts relative to the level of the VSS pin input. As such, it is configured to generate an oscillating waveform with a peak-to-peak voltage on the order of 1.1 volts on the positive side of the VSS pin input. < Considerations in Handling Quartz Crystal Units > Generally, quartz crystal units have basic characteristics including an equivalent series resistance (R1) indicating the ease of their oscillation and a load capacitance (CL) indicating the degree of their center frequency. Particularly, quartz crystal units intended for use in the R2062 are recommended to have a typical R1 value of 30k and a typical CL value of 6 to 8pF. To confirm these recommended values, contact the manufacturers of quartz crystal units intended for use in these particular models. < Considerations in Installing Components around the Oscillation Circuit > 1) Install the quartz crystal unit in the closest possible vicinity to the real-time clock ICs. 2) Avoid laying any signal lines or power lines in the vicinity of the oscillation circuit (particularly in the area marked "A" in the above figure). 3) Apply the highest possible insulation resistance between the OSCIN and OSCOUT pins and the printed circuit board. 4) Avoid using any long parallel lines to wire the OSCIN and OSCOUT pins. 5) Take extreme care not to cause condensation, which leads to various problems such as oscillation halt. < Other Relevant Considerations > 1) We cannot recommend connecting the external input of 32.768-kHz clock pulses to the OSCIN pin. 2) To maintain stable characteristics of the quartz crystal unit, avoid driving any other IC through 32.768-kHz clock pulses output from the OSCOUT pin. 31 R2062 series * Measurement of Oscillation Frequency VCC OSCIN OSCOUT CLKOUT VDD VSS Frequency Counter 32768Hz * 1) The R2062 is configured to generate 32.768-kHz clock pulses for output from the CLKOUT pin. * 2) A frequency counter with 6 (more preferably 7) or more digits on the order of 1ppm is recommended for use in the measurement of the oscillation frequency of the oscillation circuit. * Adjustment of Oscillation frequency The oscillation frequency of the oscillation circuit can be adjusted by varying procedures depending on the usage of Model R2062 in the system into which they are to be built and on the allowable degree of time count errors. The flow chart below serves as a guide to selecting an optimum oscillation frequency adjustment procedure for the relevant system. Start Use 32-kHz clock output? YES YES NO Allowable time count precision on order of oscillation frequency variations of crystal oscillator (*1) plus NO frequency variations of RTC (*2)? (*3) YES Course (A) Course (B) Use 32-kHz clock output without regard to its frequency precision Course (C) NO YES Allowable time count precision on order of oscillation frequency variations of crystal oscillator (*1) plus NO frequency variations of RTC (*2)? (*3) Course (D) * 1) Generally, quartz crystal units for commercial use are classified in terms of their center frequency depending on their load capacitance (CL) and further divided into ranks on the order of 10, 20, and 50ppm depending on the degree of their oscillation frequency variations. 32 R2062 series * 2) Basically, Model R2062 is configured to cause frequency variations on the order of 5 to 10ppm at 25C. * 3) Time count precision as referred to in the above flow chart is applicable to normal temperature and actually affected by the temperature characteristics and other properties of quartz crystal units. Course (A) When the time count precision of each RTC is not to be adjusted, the quartz crystal unit intended for use in that RTC may have any CL value requiring no presetting. The quartz crystal unit may be subject to frequency variations which are selectable within the allowable range of time count precision. Several quartz crystal units and RTCs should be used to find the center frequency of the quartz crystal units by the method described in "P32 * Measurement of Oscillation Frequency" and then calculate an appropriate oscillation adjustment value by the method described in "P34 * Oscillation Adjustment Circuit" for writing this value to the R2062. Course (B) When the time count precision of each RTC is to be adjusted within the oscillation frequency variations of the quartz crystal unit plus the frequency variations of the real-time clock ICs, it becomes necessary to correct deviations in the time count of each RTC by the method described in " P34 * Oscillation Adjustment Circuit". Such oscillation adjustment provides quartz crystal units with a wider range of allowable settings of their oscillation frequency variations and their CL values. The real-time clock IC and the quartz crystal unit intended for use in that real-time clock IC should be used to find the center frequency of the quartz crystal unit by the method described in " P32 * Measurement of Oscillation Frequency" and then confirm the center frequency thus found to fall within the range adjustable by the oscillation adjustment circuit before adjusting the oscillation frequency of the oscillation circuit. At normal temperature, the oscillation frequency of the oscillator circuit can be adjusted by up to approximately 0.5ppm. Course (C) Course (C) together with Course (D) requires adjusting the time count precision of each RTC as well as the frequency of 32.768-kHz clock pulses output from the CLKOUT pin. Normally, the oscillation frequency of the quartz crystal unit intended for use in the RTCs should be adjusted by adjusting the oscillation stabilizing capacitors CG and CD connected to both ends of the quartz crystal unit. The R2062, which incorporate the CG and the CD, require adjusting the oscillation frequency of the quartz crystal unit through its CL value. Generally, the relationship between the CL value and the CG and CD values can be represented by the following equation: CL = (CG x CD)/(CG + CD) + CS where "CS" represents the floating capacity of the printed circuit board. The quartz crystal unit intended for use in the R2062 is recommended to have the CL value on the order of 6 to 8pF. Its oscillation frequency should be measured by the method described in " P32 * Measurement of Oscillation Frequency". Any quartz crystal unit found to have an excessively high or low oscillation frequency (causing a time count gain or loss, respectively) should be replaced with another one having a smaller and greater CL value, respectively until another one having an optimum CL value is selected. In this case, the bit settings disabling the oscillation adjustment circuit (see " P34 * Oscillation Adjustment Circuit ") should be written to the oscillation adjustment register. Incidentally, the high oscillation frequency of the quartz crystal unit can also be adjusted by adding an external oscillation stabilization capacitor CGout as illustrated in the diagram below. 33 R2062 series OSCIN Oscillator Circuit CG RD CD 32kHz OSCOUT CGout *1) *1) The CGout should have a capacitance ranging from 0 to 15 pF. Course (D) It is necessary to select the quartz crystal unit in the same manner as in Course (C) as well as correct errors in the time count of each RTC in the same manner as in Course (B) by the method described in " P34 * Oscillation Adjustment Circuit ". * Oscillation Adjustment Circuit The oscillation adjustment circuit can be used to correct a time count gain or loss with high precision by varying the number of 1-second clock pulses once per 20 seconds or 60 seconds. When DEV bit in the Oscillation Adjustment Register is set to 0, R2062 varies number of 1-second clock pulses once per 20 seconds. When DEV bit is set to 1, R2062 varies number of 1-second clock pulses once per 60 seconds. The oscillation adjustment circuit can be disabled by writing the settings of "*, 0, 0, 0, 0, 0, *" ("*" representing "0" or "1") to the F6, F5, F4, F3, F2, F1, and F0 bits in the oscillation adjustment circuit. Conversely, when such oscillation adjustment is to be made, an appropriate oscillation adjustment value can be calculated by the equation below for writing to the oscillation adjustment circuit. (1) When Oscillation Frequency (* 1) Is Higher Than Target Frequency (* 2) (Causing Time Count Gain) When DEV=0: Oscillation adjustment value (*3) = (Oscillation frequency - Target Frequency + 0.1) Oscillation frequency x 3.051 x 10-6 (Oscillation Frequency - Target Frequency) x 10 + 1 When DEV=1: Oscillation adjustment value (*3) = (Oscillation frequency - Target Frequency + 0.0333) Oscillation frequency x 1.017 x 10-6 (Oscillation Frequency - Target Frequency) x 30 + 1 * 1) Oscillation frequency: 32768 times the frequency of 1Hz clock pulse output from the INTR pin at normal temperature in the manner described in " P32 * Measurement of Oscillation Frequency". * 2) Target frequency: Desired frequency to be set. Generally, a 32.768-kHz quartz crystal unit has such temperature characteristics as to have the highest oscillation frequency at normal temperature. Consequently, the quartz crystal unit is recommended to have target frequency settings on the order of 32.768 to 32.76810 kHz (+3.05ppm relative to 32.768 kHz). Note that the target frequency differs depending on the environment or location where the equipment incorporating the RTC is expected to be operated. * 3) Oscillation adjustment value: Value that is to be finally written to the F0 to F6 bits in the Oscillation Adjustment Register and is represented in 7-bit coded decimal notation. 34 R2062 series (2) When Oscillation Frequency Is Equal To Target Frequency (Causing Time Count neither Gain nor Loss) Oscillation adjustment value = 0, +1, -64, or -63 (3) When Oscillation Frequency Is Lower Than Target Frequency (Causing Time Count Loss) When DEV=0: Oscillation adjustment value = (Oscillation frequency - Target Frequency) Oscillation frequency x 3.051 x 10-6 (Oscillation Frequency - Target Frequency) x 10 When DEV=1: Oscillation adjustment value = (Oscillation frequency - Target Frequency) Oscillation frequency x 1.017 x 10-6 (Oscillation Frequency - Target Frequency) x 30 Oscillation adjustment value calculations are exemplified below (A) For an oscillation frequency = 32768.85Hz and a target frequency = 32768.05Hz When setting DEV bit to 0: Oscillation adjustment value = (32768.85 - 32768.05 + 0.1) / (32768.85 x 3.051 x 10-6) (32768.85 - 32768.05) x 10 + 1 = 9.001 9 In this instance, write the settings (DEV,F6,F5,F4,F3,F2,F1,F0)=(0,0,0,0,1,0,0,1) in the oscillation adjustment register. Thus, an appropriate oscillation adjustment value in the presence of any time count gain represents a distance from 01h. When setting DEV bit to 1: Oscillation adjustment value = (32768.85 - 32768.05 + 0.0333) / (32768.85 x 1.017 x 10-6) (32768.85 - 32768.05) x 30 + 1 = 25.00 25 In this instance, write the settings (DEV,F6,F5,F4,F3,F2,F1,F0)=(1,0,0,1,1,0,0,1) in the oscillation adjustment register. (B) For an oscillation frequency = 32762.22Hz and a target frequency = 32768.05Hz When setting DEV bit to 0: Oscillation adjustment value = (32762.22 - 32768.05) / (32762.22 x 3.051 x 10-6) (32762.22 - 32768.05) x 10 = -58.325 -58 To represent an oscillation adjustment value of - 58 in 7-bit coded decimal notation, subtract 58 (3Ah) from 128 (80h) to obtain 46h. In this instance, write the settings of (DEV,F6,F5,F4,F3,F2,F1,F0) = (0,1,0,0,0,1,1,0) in the oscillation adjustment register. Thus, an appropriate oscillation adjustment value in the presence of any time count loss represents a distance from 80h. When setting DEV bit to 1: Oscillation adjustment value = (32762.22 - 32768.05) / (32762.22 x 1.017 x 10-6) (32762.22 - 32768.05) x 30 = -174.97 -175 35 R2062 series Oscillation adjustment value can be set from -62 to 63. Then, in this case, Oscillation adjustment value is out of range. (4) Difference between DEV=0 and DEV=1 Difference between DEV=0 and DEV=1 is following, DEV=0 -189.2ppm to 189.2ppm 3ppm DEV=1 -62ppm to 63ppm 1ppm Maximum value range Minimum resolution Notes: If following 3 conditions are completed, actual clock adjustment value could be different from target adjustment value that set by oscillator adjustment function. 1. Using oscillator adjustment function 2. Access to R2062 at random, or synchronized with external clock that has no relation to R2062, or synchronized with periodic interrupt in pulse mode. 3. Access to R2062 more than 2 times per each second on average. For more details, please contact to Ricoh. * How to evaluate the clock gain or loss The oscillator adjustment circuit is configured to change time counts of 1 second on the basis of the settings of the oscillation adjustment register once in 20 seconds or 60 seconds. The way to measure the clock error as follows: (1) Output a 1Hz clock pulse of Pulse Mode with interrupt pin Set (0,0,x,x,0,0,1,1) to Control Register 1 at address Eh. (2) After setting the oscillation adjustment register, 1Hz clock period changes every 20seconds ( or every 60 seconds) like next page figure. 1Hz clock pulse T0 T0 19 times T0 T1 1 time Measure the interval of T0 and T1 with frequency counter. A frequency counter with 7 or more digits is recommended for the measurement. (3) Calculate the typical period from T0 and T1 T = (19xT0+1xT1)/20 Calculate the time error from T. 36 R2062 series Power-on Reset, Oscillation Halt Sensing, and Supply Voltage Monitoring * PON, XST , and VDET The power-on reset circuit is configured to reset control register1, 2, and clock adjustment register when VDD power up from 0v. The oscillation halt sensing circuit is configured to record a halt on oscillation by 32.768-kHz clock pulses. The supply voltage monitoring circuit is configured to record a drop in supply voltage below a threshold voltage of 2.1 or 1.35v. Each function has a monitor bit. I.e. the PON bit is for the power-on reset circuit, and XST bit is for the oscillation halt sensing circuit, and VDET is for the supply voltage monitoring circuit. PON and VDET bits are activated to "H". However, XST bit is activated to "L". The PON and VDET accept only the writing of 0, but XST accepts the writing of 0 and 1. The PON bit is set to 1, when VDD power-up from 0V, but VDET is set to 0, and XST is indefinite. The functions of these three monitor bits are shown in the table below. PON Monitoring for the power-on reset function D4 in Address Fh High 1 0 only XST Monitoring for the oscillation halt sensing function D5 in Address Fh Low indefinite Function Address Activated When VDD power up from 0v accept the writing VDET a drop in supply voltage below a threshold voltage of 2.1 or 1.35v D6 in Address Fh High 0 0 only Both 0 and 1 The relationship between the PON, XST , and VDET is shown in the table below. PON 0 XST VDET 0 0 0 0 1 0 1 0 0 1 1 1 * * Conditions of supply voltage and oscillation Halt on oscillation, but no drop in VDD supply voltage below threshold voltage Halt on oscillation and drop in VDD supply voltage below threshold voltage, but no drop to 0V No drop in VDD supply voltage below threshold voltage and no halt in oscillation Drop in VDD supply voltage below threshold voltage and no halt on oscillation Drop in supply voltage to 0v Condition of oscillator, and back-up status Halt on oscillation cause of condensation etc. Halt on oscillation cause of drop in back-up battery voltage Normal condition No halt on oscillation, but drop in back-up battery voltage Power-up from 0v, 37 R2062 series Threshold voltage (2.1V or 1.35V) VDD 32768Hz Oscillation Power-on reset flag (PON) Oscillation halt sensing flag ( XST ) VDD supply voltage monitor flag (VDET) VDET0 XST 1 PON0 VDET0 XST 1 PON1 VDET0 XST 1 PON0 Internal initialization period (1 to 2 sec.) Internal initialization period (1 to 2 sec.) When the PON bit is set to 1 in the control register 2, the DEV, F6 to F0, WALE, DALE, 12 /24, SCRATCH2, TEST, CT2, CT1, CT0, VDSL, VDET, SCRATCH1, CTFG, WAFG, and DAFG bits are reset to 0 in the oscillation adjustment register, the control register 1, and the control register 2. The PON bit is also set to 1 at power-on from 0 volts. < Considerations in Using Oscillation Halt Sensing Circuit > Be sure to prevent the oscillation halt sensing circuit from malfunctioning by preventing the following: 1) Instantaneous power-down on the VDD 2) Condensation on the quartz crystal unit 3) On-board noise to the quartz crystal unit 4) Applying to individual pins voltage exceeding their respective maximum ratings In particular, note that the XST bit may fail to be set to 0 in the presence of any applied supply voltage as illustrated below in such events as backup battery installation. Further, give special considerations to prevent excessive chattering in the oscillation halt sensing circuit. VDD 38 R2062 series * Voltage Monitoring Circuit R2062 incorporates two kinds of voltage monitoring function. These are shown in the table below. VCC Voltage Monitoring VCC Voltage Monitoring Circuit Circuit (VDET) Purpose CPU reset output Back-up battery checker Monitoring supply voltage VCC pin VDD pin (supply voltage for the internal RTC circuit) Output for result Store in the Control Register 2 VDCC pin (D6 in Address Fh) Function After falling VCC, VDCC outputs "L". tDEALY after rising VCC, VDCC outputs "H" (OFF) Below the threshold voltage, SW1 turns off on. Over the threshold voltage, SW1 turns on. Detector Threshold (falling -VDET1 Selecting from VDETH or VDETL by edge of power supply voltage) writing to the register (D7 in Address Fh) Detector Released +VDET1 Same as falling edge Voltage (rising edge of power ( No hysteresis) supply voltage) The way to monitor Always One time every second The VDD supply voltage monitoring circuit is configured to conduct a sampling operation during an interval of 7.8ms per second to check for a drop in supply voltage below a threshold voltage of 2.1 or 1.35v for the VDSL bit setting of 0 (the default setting) or 1, respectively, in the Control Register 2, thus minimizing supply current requirements as illustrated in the timing chart below. This circuit suspends a sampling operation once the VDET bit is set to 1 in the Control Register 2. The VDD supply voltage monitor is useful for back-up battery checking. VDD 2.1v or 1.35v PON Internal initialization period (1 to 2sec.) 7.8ms 1s Sampling timing for VDD supply voltage monitor VDET (D6 in Address Fh) PON0 VDET0 VDET0 39 R2062 series The VCC supply voltage monitor circuit operates always. When VCC rising over +VDET1, SW1 turns on. And tDELAY after rising VCC, VDCC outputs OFF(H). But when oscillation is halt, VCC outputs OFF(H) tDELAY after oscillation starting. When VCC falling beyond -VDET1, SW1 turns off. And VDCC outputs "L". Oscillation starting -VDET1 +VDET1 Same voltage level as VSB VCC VDD 32768Hz Oscillation VDCC tDELAY OFF SW1 ON ON tDELAY OFF ON tDELAY Battery Switch Over Circuit R2062 incorporates two power supply pins, VDD and VCC. VDD pin is the power supply pin for internal real time clock circuit. When VCC voltage is lower than VDET1, VDD supplies the power to R2062, and when higher than VDET1, VCC supplies the power to VDD. The timing chart for VCC and VDD is shown following. +VDET1 -VDET1 VCC VDD (1) (2) (3) (2) (3) (1) When VDD and VCC is rising from 0V, VDD follows half of VCC voltage level. After VCC rising over +VDET1, VDD follows VCC voltage level. (2) When VCC is higher than +VDET1, VDD level is equal to VCC. (3) After VCC falling beyond -VDET1, VDD level is determined by the rechargeable battery voltage connected to VDD. 40 R2062 series Alarm and Periodic Interrupt The R2062 incorporates the alarm interrupt circuit and the periodic interrupt circuit that are configured to generate alarm signals and periodic interrupt signals for output from the INTR pin as described below. (1) Alarm Interrupt Circuit The alarm interrupt circuit is configured to generate alarm signals for output from the INTR , which is driven low (enabled) upon the occurrence of a match between current time read by the time counters (the day-of-week, hour, and minute counters) and alarm time preset by the alarm registers (the Alarm_W registers intended for the day-of-week, hour, and minute digit settings and the Alarm_D registers intended for the hour and minute digit settings). (2) Periodic Interrupt Circuit The periodic interrupt circuit is configured to generate either clock pulses in the pulse mode or interrupt signals in the level mode for output from the INTR pin depending on the CT2, CT1, and CT0 bit settings in the control register 1. The above two types of interrupt signals are monitored by the flag bits (i.e. the WAFG, DAFG, and CTFG bits in the Control Register 2) and enabled or disabled by the enable bits (i.e. the WALE, DALE, CT2, CT1, and CT0 bits in the Control Register 1) as listed in the table below. Flag bits WAFG (D1 at Address Fh) DAFG (D0 at Address Fh) CTFG (D2 at Address Fh) Enable bits WALE (D7 at Address Eh) DALE (D6 at Address Eh) CT2=CT1=CT0=0 (These bit setting of "0" disable the Periodic Interrupt) (D2 to D0 at Address Eh) Alarm_W Alarm_D Peridic interrupt * At power-on, when the WALE, DALE, CT2, CT1, and CT0 bits are set to 0 in the Control Register 1, the INTR pin is driven high (disabled). * When two types of interrupt signals are output simultaneously from the INTR pin, the output from the INTR pin becomes an OR waveform of their negative logic. Example: Combined Output to INTR Pin Under Control of Alarm_D and Periodic Interrupt Alarm_D Periodic Interrupt IN T R In this event, which type of interrupt signal is output from the INTR pin can be confirmed by reading the DAFG, and CTFG bit settings in the Control Register 2. 41 R2062 series * Alarm Interrupt The alarm interrupt circuit is controlled by the enable bits (i.e. the WALE and DALE bits in the Control Register 1) and the flag bits (i.e. the WAFG and DAFG bits in the Control Register 2). The enable bits can be used to enable this circuit when set to 1 and to disable it when set to 0. When intended for reading, the flag bits can be used to monitor alarm interrupt signals. When intended for writing, the flag bits will cause no event when set to 1 and will drive high (disable) the alarm interrupt circuit when set to 0. The enable bits will not be affected even when the flag bits are set to 0. In this event, therefore, the alarm interrupt circuit will continue to function until it is driven low (enabled) upon the next occurrence of a match between current time and preset alarm time. The alarm function can be set by presetting desired alarm time in the alarm registers (the Alarm_W Registers for the day-of-week digit settings and both the Alarm_W Registers and the Alarm_D Registers for the hour and minute digit settings) with the WALE and DALE bits once set to 0 and then to 1 in the Control Register 1. Note that the WALE and DALE bits should be once set to 0 in order to disable the alarm interrupt circuit upon the coincidental occurrence of a match between current time and preset alarm time in the process of setting the alarm function. Interval (1min.) during which a match between current time and preset alarm time occurs IN T R WALE1 current time = WALE0 preset alarm time (DALE) (DALE) WALE1 (DALE) current time = preset alarm time IN T R WALE1 current time = preset alarm time (DALE) WAFG0 (DAFG) current time = preset alarm time After setting WALE(DALW) to 0, Alarm registers is set to current time, and WALE(DALE) is set to 1, INTR will be not driven to "L" immediately, INTR will be driven to "L" at next alarm setting time. 42 R2062 series * Periodic Interrupt Setting of the periodic selection bits (CT2 to CT0) enables periodic interrupt to the CPU. There are two waveform modes: pulse mode and level mode. In the pulse mode, the output has a waveform duty cycle of around 50%. In the level mode, the output is cyclically driven low and, when the CTFG bit is set to 0, the output is return to High (OFF). CT2 CT1 CT0 Wave form mode 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Pulse Mode *1) Pulse Mode *1) Level Mode *2) Level Mode *2) Level Mode *2) Level Mode *2) Description Interrupt Cycle and Falling Timing OFF(H) Fixed at "L" 2Hz(Duty50%) 1Hz(Duty50%) Once per 1 second (Synchronized with Second counter increment) Once per 1 minute (at 00 seconds of every Minute) Once per hour (at 00 minutes and 00 Seconds of every hour) Once per month (at 00 hours, 00 minutes, and 00 seconds of first day of every month) (Default) *1) Pulse Mode: 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second counter as illustrated in the timing chart below. CTFG Bit IN TR Pin Approx. 92s (Increment of second counter) Rewriting of the second counter In the pulse mode, the increment of the second counter is delayed by approximately 92 s from the falling edge of clock pulses. Consequently, time readings immediately after the falling edge of clock pulses may appear to lag behind the time counts of the real-time clocks by approximately 1 second. Rewriting the second counter will reset the other time counters of less than 1 second, driving the INTR pin low. *2) Level Mode: Periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1 minute, 1 hour, and 1 month. The increment of the second counter is synchronized with the falling edge of periodic interrupt signals. For example, periodic interrupt signals with an interrupt cycle setting of 1 second are output in synchronization with the increment of the second counter as illustrated in the timing chart below. 43 R2062 series CTFG Bit IN TR Pin Setting CTFG bit to 0 (Increment of second counter) (Increment of second counter) Setting CTFG bit to 0 (Increment of second counter) *1), *2) When the oscillation adjustment circuit is used, the interrupt cycle will fluctuate once per 20sec. as follows: Pulse Mode: The "L" period of output pulses will increment or decrement by a maximum of 3.784ms. For example, 1-Hz clock pulses will have a duty cycle of 50 0.3784%. Level Mode: A periodic interrupt cycle of 1 second will increment or decrement by a maximum of 3.784ms. 44 R2062 series Typical Applications * Typical Power Circuit Configurations The case of back-up by capacitor or secondary battery (Charging voltage is equal to CPU power supply voltage) The case of back-up by primary battery VCC CPU power supply VCC VDD CPU Power Supply VDD 0.1F 0.1F ML614 etc. CR2025 etc. VSS VSS VDD pin cannot be connected to any additional heavy load components such as SRAM. And VDD pin must be connected C2, and C2 should be over 0.1F. CPU power supply R2062 Series R1 C2 Vbat VCC SW1 VOLTAGE DETECTOR -VDET1 VDD C3 CPU Rcpu When secondary battery or double layer capacitor connects to VDD pin, after CPU power supply turning off, secondary battery discharges through the root above figure. If R1 is much smaller than CPU impedance (Rcpu), VCC voltage keeps higher than -VDET1, and SW1 keeps on. Therefore R1 must be specified by following formula. R1 > Rcpu x (Vbat - (-VDET1)) / (-VDET1) R1 is specified by back-up battery or double layer capacitor, too. Please check the data sheet for back-up devices. 45 R2062 series * Connection of CIN pin Please connect capacitor over 0.1F between CIN and VSS pin. * Connection of INTR and VDCC Pin The INTR and VDCC pins follow the N-channel open drain output logic and contains no protective diode on the power supply side. As such, it can be connected to a pull-up resistor of up to 5.5 volts regardless of supply voltage. CPU power supply INTR or VDCC A *1) B Backup power supply 32768Hz OSCIN OSCOUT VDD VSS *1) Depending on whether the INTR and VDCC pins are to be used during battery backup, it should be connected to a pull-up resistor at the following different positions: (1) Position A in the left diagram when it is not to be used during battery backup. (2) Position B in the left diagram when it is to be used during battery backup. 46 R2062 series Typical Characteristics * Time keeping current (IDD) vs. Supply voltage (VDD) (Topt=25C) 0.5 Time keeping current (uA) Test Circuit VCC INTR OSCIN OSCOUT VDCC VDD CIN VSS 0.4 0.3 0.2 CLKOUT CE A 0.1F 0.1F 0.1 SCLK 0 0 1 2 3 VDD(v) 4 5 6 SIO * Stand-by current (ICC) vs. Supply voltage (VCC) Test circuit VCC OSCIN OSCOUT VDCC VDD 0.1F SCLK 0 0 1 2 3 VCC(v) 4 5 6 (Topt=25C) 4 Stand-by current (uA) 3 A INTR 2 CLKOUT CE 1 CIN VSS 0.1F SIO * Time keeping current (IDD) vs. Operating Temperature (Topt) Test circuit VCC INTR (VDD=3V) 0.7 Time keeping current (uA) OSCIN OSCOUT VDCC VDD CIN VSS 0.6 0.5 0.4 0.3 0.2 0.1 0 -50 -25 0 25 50 75 Operating Temperature (Celsius) 100 CLKOUT CE SCLK SIO A 0.1F 0.1F 47 R2062 series * Stand-by current (ICC) vs. Operating Temperature (Topt) Test circuit 4 Stand-by Current (uA) VCC OSCIN OSCOUT VDCC VDD 0.1F CIN VSS 0.1F (VCC=3V) 3 A 2 INTR CLKOUT 1 CE 0 -50 -25 0 25 50 75 100 Operating Temperature (Celsius) SCLK SIO * CPU access current vs. SCLK clock frequency (kHz) 80 CPU access current (uA) (Topt=25C) 60 VCC=5v 40 VCC=3v 20 0 0 200 400 600 800 1000 SCL clock frequency (KHz) * Oscillation frequency deviation (f/f0) vs. Operating temperature (Topt) Test circuit VCC INTR (VCC=3V Topt=25C as standard) 20 0 -20 -40 -60 -80 -100 -120 -140 -160 -50 -25 0 25 50 75 100 Oscillation frequency deviation df/f0(ppm) OSCIN OSCOUT VDCC VDD 0.1F CIN VSS 0.1F Frequency counter CLKOUT CE SCLK SIO Operating temperature Topt(Celsius) 48 R2062 series * Frequency deviation (f/f0) vs. Supply voltage (VCC/VDD) Test circuit VCC INTR Frequency deviation df/f0(ppm) (Topt=25C) VCC/VDD=3V as standard 2 1 0 -1 -2 -3 -4 0 1 2 3 4 5 6 VCC/VSB(v) OSCIN OSCOUT VDCC VDD 0.1F CIN VSS 0.1F Frequency counter CLKOUT CE SCLK SIO * Frequency deviation (f/f0) vs. CGOUT Test circuit VCC INTR (Topt=25C, VCC=3V)CGOUT=0pF as standard Frequency deviation df/f0(ppm) 10 0 -10 -20 -30 -40 0 5 10 CGOUT(pF) 15 20 OSCIN OSCOUT VDCC VDD 0.1F CIN VSS 0.1F Frequency counter CLKOUT CE SCLK SIO * Detector threshold voltage (+VDET1/-VDET1) vs. Operating temperature (Topt) (R2062K01) Test circuit 2.9 VCC VDET1(V) OSCIN OSCOUT VDCC VDD 0.1F CIN VSS 0.1F 2.8 +VDET1 -VDET1 INTR 2.7 CLKOUT CE 2.6 -50 -25 0 25 50 75 100 Operating Temperature Topt(Celsius) SCLK SIO 49 R2062 series * VCC-VDD(VDDOUT1) vs. Output load current (IOUT1) Test circuit VCC OSCIN OSCOUT VDCC VDD 0.1F SCLK 0 2 4 6 8 10 Output load current IOUT1(mA) (Topt=25C) 0 -0.1 VCC-VDD(V) -0.2 -0.3 -0.4 VCC=5V INTR VCC=3V VCC=2.5V CLKOUT CE A 0.1F VCC=2.0V -0.5 CIN VSS SIO * VOL vs. IOL ( VDCC pin) * VOL vs. IOL ( INTR pin) (Topt=25C) 0.4 0.3 VOL(v) (Topt=25C, VCC=VDD=2.0v) 0.4 0.3 VOL(v) 0.2 0.1 0 0 1 2 3 IOL(mA) 4 5 6 VCC=3V 0.2 VCC=5V 0.1 0 0 2 4 6 8 10 IOL(mA) 50 R2062 series Typical Software-based Operations * Initialization at Power-on Start *1) Power-on *2) PON=1? No *3) VDET=0? Yes *4) Yes Set Oscillation Adjustment Register and Control Register 1 and 2, etc. No Warning Back-up Battery Run-down *1) After power-on from 0 volt, the process of internal initialization require a time span on 1sec, so that access should be done after VDCC turning to OFF(H). *2) The PON bit setting of 0 in the Control Register 1 indicates power-on from backup battery and not from 0v. For further details, see "P.37 Power-on Reset, Oscillation Halt Sensing, and Supply Voltage Monitoring *PON, XST , and VDET ". *3) This step is not required when the supply voltage monitoring circuit is not used. *4) This step involves ordinary initialization including the Oscillation Adjustment Register and interrupt cycle settings, etc. * Writing of Time and Calendar Data *1) When writing to clock and calendar counters, do not insert CE=L until all times from second to year have been written to prevent error in writing time. (Detailed in "P.29 *Considerations in Reading and Writing Time Data under special condition". *2) Any writing to the second counter will reset divider units lower than the second digits. The R2062 may also be initialized not at power-on but in the process of writing time and calendar data. *1) CEH Write to Time Counter and Calendar Counter *2) CEL *3) 51 R2062 series * Reading Time and Calendar Data (1) Ordinary Process of Reading Time and Calendar Data *1) When reading to clock and calendar counters, do not insert CE=L until all times from second to year have been read to prevent error in reading time. (Detailed in "P.29 *Considerations in Reading and Writing Time Data under special condition". *1) CEH Read from Time Counter and Calendar Counter CEL *1) (2) Basic Process of Reading Time and Calendar Data with Periodic Interrupt Function Set Periodic Interrupt Cycle Selection Bits *1) *1) This step is intended to select the level mode as a waveform mode for the periodic interrupt function. *2) This step must be completed within 0.5 second. *3) This step is intended to set the CTFG bit to 0 in the Control Register 2 to cancel an interrupt to the CPU. Generate Interrupt in CPU CTFG=1? No *2) Yes Read from Time Counter and Calendar Counter Other Interrupt Processes *3) Control Register 2 (X1X1X011) 52 R2062 series (3) Applied Process of Reading Time and Calendar Data with Periodic Interrupt Function Time data need not be read from all the time counters when used for such ordinary purposes as time count indication. This applied process can be used to read time and calendar data with substantial reductions in the load involved in such reading. For Time Indication in "Day-of-Month, Day-of-week, Hour, Minute, and Second" Format: Control Register 1 (XXXX0100) Control Register 2 (X1X1X011) *1) *1) This step is intended to select the level mode as a waveform mode for the periodic interrupt function. *2) This step must be completed within 0.5 sec. *3) This step is intended to read time data from all the time counters only in the first session of reading time data after writing time data. *4) This step is intended to set the CTFG bit to 0 in the Control Register 2 to cancel an interrupt to the CPU. Generate interrupt to CPU Other interrupts Processes CTFG=1? No *2) Yes Sec.=00? No *3) Use Previous Min.,Hr., Day,and Day-of-week data Yes Read Min.,Hr.,Day, and Day-of-week Control Register 2 (X1X1X011) *4) 53 R2062 series * Interrupt Process Set Periodic Interrupt Cycle Selection Bits (1) Periodic Interrupt *1) Generate Interrupt to CPU CTFG=1? Yes Conduct Periodic Interrupt No Other Interrupt Processes *1) This step is intended to select the level mode as a waveform mode for the periodic interrupt function. *2) This step is intended to set the CTFG bit to 0 in the Control Register 2 to cancel an interrupt to the CPU. *2) Control Register 2 (X1X1X011) 54 R2062 series (2) Alarm Interrupt WALE or DALE0 *1) Set Alarm Min., Hr., and Day-of-week Registers WALE or DALE1 *2) Generate Interrupt to CPU WAFG or DAFG=1? No Other Interrupt Processes Yes Conduct Alarm Interrupt *1) This step is intended to once disable the alarm interrupt circuit by setting the WALE or DALE bits to 0 in anticipation of the coincidental occurrence of a match between current time and preset alarm time in the process of setting the alarm interrupt function. *2) This step is intended to enable the alarm interrupt function after completion of all alarm interrupt settings. *3) This step is intended to once cancel the alarm interrupt function by writing the settings of "X,1,X, 1,X,1,0,1" and "X,1,X,1,X,1,1,0" to the Alarm_W Registers and the Alarm_D Registers, respectively. *3) Control Register 2 (X1X1X101) 55 |
Price & Availability of R2062K02-E2
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |